TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC7MH175FK

#### Quad D-Type Flip-Flop with Clear


The TC7MH175FK is an advanced high speed CMOS quad D-type flip-flop fabricated with silicon gate  $\rm C^2MOS$  technology.

It achieves the high speed operation similar to equivalent bipolar schottky TTL while maintaining the CMOS low power dissipation.

These four flip-flops are controlled by a clock input (CK) and a clear input ( $\overline{CLR}$ ).

The information data applied to the D inputs (D1 thru D4) are transferred to the outputs (Q1 thru Q4 and  $\overline{Q}1$  thru  $\overline{Q}4$ ) on the positive-going edge of the clock pulse.

When the  $\overline{CLR}$  input is held low, the Q outputs are at the low logic level and the  $\overline{Q}$  outputs are at the high logic level, regardless of other input conditions.



Weight: 0.02 g (typ.)


An input protection circuit ensures that 0 to  $5.5 \, \mathrm{V}$  can be applied to the input pins without regard to the supply voltage. This device can be used to interface  $5 \, \mathrm{V}$  to  $3 \, \mathrm{V}$  systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

1


#### **Features**

- High speed:  $f_{max} = 210 \text{ MHz}$  (typ.) (V<sub>CC</sub> = 5 V)
- Low power dissipation:  $I_{CC} = 4 \mu A \text{ (max) (Ta} = 25 ^{\circ}\text{C)}$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- Power down protection is provided on all inputs.
- Balanced propagation delays:  $t_{pLH} \approx t_{pHL}$
- Wide operating voltage range:  $V_{CC (opr)} = 2 \sim 5.5 \text{ V}$
- Low noise:  $V_{OLP} = 0.8 \text{ V (max)}$
- Pin and function compatible with 74ALS175

## Pin Assignment (top view)



#### **IEC Logic Symbol**




#### **Truth Table**

	Inputs		Out	Function	
CLR	D	CK	Q	IQ	runction
L	Х	X	L	Н	Clear
Н	L		L	Н	_
Н	Н		Н	L	_
Н	Х	$\overline{}$	Qn	$\overline{\overline{Q}}_n$	No change

X: Don't care

#### **System Diagram**



#### **Absolute Maximum Ratings (Note)**

Characteristics	Symbol	Rating	Unit
Supply voltage range	V <sub>CC</sub>	-0.5~7.0	V
DC input voltage	V <sub>IN</sub>	-0.5~7.0	V
DC output voltage	Vout	-0.5~V <sub>CC</sub> + 0.5	V
Input diode current	I <sub>IK</sub>	-20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V <sub>CC</sub> /ground current	Icc	±50	mA
Power dissipation	P <sub>D</sub>	180	mW
Storage temperature	T <sub>stg</sub>	<b>−65~150</b>	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

#### **Operating Ranges (Note)**

Characteristics	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	2.0~5.5	V
Input voltage	V <sub>IN</sub>	0~5.5	V
Output voltage	V <sub>OUT</sub>	0~V <sub>CC</sub>	V
Operating temperature	T <sub>opr</sub>	-40~85	°C
Input rise and fall time	dt/dv	$0\sim100 \ (V_{CC}=3.3\pm0.3 \ V)$	ns/V
input rise and fail time	dudv	0~20 (V <sub>CC</sub> = 5 ± 0.5 V)	113/V

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND.

#### **Electrical Characteristics**

#### **DC Characteristics**

Characteristics		Symbol	mbol Test Condition			Ta = 25°C			Ta = -40~85°C		Unit
		Test Condition		V <sub>CC</sub> (V)	Min	Тур.	Max	Min	Max	Onit	
						1.50	_	_	1.50	_	
Input voltage	High level	V <sub>IH</sub>	_		3.0~5.5	V <sub>CC</sub> × 0.7	_	_	V <sub>CC</sub> × 0.7	_	v
input voitage					2.0	_	_	0.50	_	0.50	v
	Low level	V <sub>IL</sub>	_		3.0~5.5	_	_	V <sub>CC</sub> × 0.3	_	V <sub>CC</sub> × 0.3	
	High level	I Vон	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -50 μA	2.0	1.9	2.0	_	1.9	_	
					3.0	2.9	3.0		2.9	_	
					4.5	4.4	4.5	_	4.4	_	
				$I_{OH} = -4 \text{ mA}$	3.0	2.58	_	_	2.48	_	
Output voltage				$I_{OH} = -8 \text{ mA}$	4.5	3.94	_		3.80	_	V
Output voltage					2.0		0	0.1		0.1	V
			., .,	$I_{OL} = 50 \mu A$	3.0	_	0	0.1	_	0.1	
	Low level	$V_{OL}$	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		4.5	_	0	0.1	_	0.1	
			IL	I <sub>OL</sub> = 4 mA	3.0	_	_	0.36	_	0.44	
				I <sub>OL</sub> = 8 mA	4.5	_	_	0.36	_	0.44	
Input leakage current		I <sub>IN</sub>	V <sub>IN</sub> = 5.5 V or GND		0~5.5		_	±0.1	_	±1.0	μΑ
Quiescent supply	y current	I <sub>CC</sub>	$V_{IN} = V_{CC}$	or GND	5.5		_	4.0	_	40.0	μΑ

3

### Timing Requirements (Input: $t_r = t_f = 3 \text{ ns}$ )

Characteristics	Symbol	nbol Test Condition		Ta = 25°C		Ta = -40~85°C	Unit	
Characteristics	Symbol	rest Condition	V <sub>CC</sub> (V)	Тур.	Limit	Limit	Offic	
Minimum pulse width	t <sub>w (L)</sub>		$3.3 \pm 0.3$	_	5.0	5.0	ns	
(CK)	t <sub>w (H)</sub>	_	$5.0 \pm 0.5$	_	5.0	5.0	118	
Minimum pulse width	<b>t</b> as		$3.3 \pm 0.3$	_	5.0	5.0	ns	
(CLR)	t <sub>w (L)</sub>		$5.0 \pm 0.5$	_	5.0	5.0	115	
Minimum set-up time	ts		$3.3 \pm 0.3$	_	5.0	5.0	ns	
		_	$5.0 \pm 0.5$	_	4.0	4.0	10	
Minimum hold time	th		$3.3 \pm 0.3$	_	1.0	1.0	ns	
wimimum noid time			$5.0 \pm 0.5$	_	1.0	1.0	110	
Minimum removal time	+		$3.3 \pm 0.3$	_	5.0	5.0	ns	
(CLR)	t <sub>rem</sub>		$5.0\pm0.5$	_	5.0	5.0	10	

#### AC Characteristics (Input: $t_r = t_f = 3$ ns)

Characteristics	Symbol	Test Condition			Ta = 25°C			Ta = -40~85°C		Unit
Onaracienstics	Symbol	rest Condition	V <sub>CC</sub> (V)	C <sub>L</sub> (pF)	Min	Тур.	Max	Min	Max	Offic
			3.3 ± 0.3	15		7.5	11.5	1.0	13.5	
Propagation delay time	t <sub>pLH</sub>		3.3 ± 0.3	50		10.0	15.0	1.0	17.0	ns
(CK-Q)	tpHL	_	5.0 ± 0.5	15		4.8	7.3	1.0	8.5	113
			3.0 ± 0.5	50		6.3	9.3	1.0	10.5	
			3.3 ± 0.3	15		6.3	10.1	1.0	12.0	ns
Propagation delay time	t <sub>pHL</sub>	_	3.3 ± 0.3	50		8.8	13.6	1.0	15.5	
( CLR -Q)			5.0 ± 0.5	15		4.3	6.4	1.0	7.5	113
				50		5.8	8.4	1.0	9.5	
	f <sub>max</sub>		3.3 ± 0.3	15	90	140		75	_	- MHz
Maximum clock frequency				50	50	75		45	_	
Maximum clock frequency			5.0 ± 0.5	15	150	210		125	_	
				50	85	115		75	_	
Output to output skew	t <sub>osLH</sub>	(Note 1)	$3.3 \pm 0.3$	50		_	1.5		1.5	ns
Odiput to odiput skew	t <sub>osHL</sub>	(Note 1)	$5.0\pm0.5$	50		_	1.0		1.0	113
Input capacitance	C <sub>IN</sub>		_			4	10	_	10	pF
Power dissipation capacitance	C <sub>PD</sub>			(Note 2)		44		_	_	pF

Note 1: Parameter guaranteed by design.

 $t_{OSLH} = |t_{DLHm} - t_{DLHn}|, t_{OSHL} = |t_{DHLm} - t_{DHLn}|$ 

Note 2: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC \text{ (opr)}} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 \text{ (per bit)}$ 

And the total CPD when n pcs of flip-flop operate can be gained by the following equation:


 $C_{PD}$  (total) = 30 + 14·n

4 2007-10-19

## Noise Characteristics (Input: $t_r = t_f = 3 \text{ ns}$ )


Characteristics	Symbol	Test Condition		Ta = 25°C		Unit
Characteristics	Symbol	rest Condition	V <sub>CC</sub> (V)	Тур.	Limit	Offic
Quiet output maximum dynamic V <sub>OL</sub>	V <sub>OLP</sub>	C <sub>L</sub> = 50 pF	5.0	0.4	0.8	V
Quiet output minimum dynamic V <sub>OL</sub>	V <sub>OLV</sub>	C <sub>L</sub> = 50 pF	5.0	-0.4	-0.8	V
Minimum high level dynamic input voltage $V_{\text{IH}}$	V <sub>IHD</sub>	C <sub>L</sub> = 50 pF	5.0	_	3.5	V
Maximum low level dynamic input voltage $V_{\text{IL}}$	V <sub>ILD</sub>	C <sub>L</sub> = 50 pF	5.0	_	1.5	V

### **Input Equivalent Circuit**



5

### **Package Dimensions**



Weight: 0.02 g (typ.)

#### **RESTRICTIONS ON PRODUCT USE**

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
  compatibility. Please use these products in this document in compliance with all applicable laws and regulations
  that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
  occurring as a result of noncompliance with applicable laws and regulations.